

DESCRIPTION

The JW[®]1123 is a current mode monolithic buck LED driver. Operating with an input range of 4.5V-28V, JW1123 delivers 2A of continuous output current with two integrated N-Channel MOSFETs. The internal synchronous power switches provide high efficiency without the use of an external Schottky diode. It integrates PWM signal to analog dimming mode to achieve dimmable LED lighting application.

The JW1123 guarantees robustness with LED short protection, thermal protection, start-up current run-away protection, input under voltage lockout.

The JW1123 is available in 6-pin SOT23 packages, which provide a compact solution with minimal external components.

Company's Logo is Protected, "JW" and "JOULWATT" are Registered Trademarks of JoulWatt technology Inc.



FEATURES

- 4.5V to 28V Operating Input Range
- 2A Output Current
- Up to 94% Efficiency
@ $V_{in}=12V$, $V_{out}=6V$, $I_{LED}=2A$
- 600kHz Switching Frequency
- Input Under Voltage Lockout
- Start-up Current Run-away Protection
- LED Short Protection
- Thermal Protection
- Available in SOT23-6 Package

APPLICATIONS

- IP camera and CCD camera
- Flash light
- Display cabinet lamp
- General LED lighting


TYPICAL APPLICATION




ORDER INFORMATION

DEVICE ¹⁾	PACKAGE	TOP MARKING ²⁾
JW1123SOTB#TRPBF	SOT23-6	JWDR□ YW□□□

Note:



PIN CONFIGURATION

ABSOLUTE MAXIMUM RATING¹⁾

VIN Pin	-0.3V to 30V
SW Pin	-0.3V (-4.5V for 10ns) to 30V (32V for 10ns)
BST Pin.....	SW-0.3V to SW+5V
All other Pins	-0.3V to 6V
Junction Temperature ²⁾	150°C
Lead Temperature	260°C
Storage Temperature	-65 °C to +150°C

RECOMMENDED OPERATING CONDITIONS

Input Voltage VIN	4.5V to 28V
Operating Junction Temperature.....	-40°C to 125°C

THERMAL PERFORMANCE³⁾

	θ_{JA}	θ_{JC}
SOT23-6.....	220	130°C/W

Note:

- 1) Exceeding these ratings may damage the device. These stress ratings do not imply function operation of the device at any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS.
- 2) The JW1123 includes thermal protection that is intended to protect the device in overload conditions. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 3) Measured on JESD51-7, 4-layer PCB

ELECTRICAL CHARACTERISTICS

<i>V_{IN}=12V, T_A=25 °C, Unless otherwise stated</i>						
Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
V _{IN} Under Voltage Lock-out Threshold	V _{IN_MIN}	V _{IN} rising	3.5	3.8	4.1	V
V _{IN} Under Voltage Lockout Hysteresis	V _{IN_MIN_HYST}			200		mV
Shutdown Supply Current	I _{SD}	V _{EN} =0V			10	μA
Feedback Reference Voltage	V _{SEN}	D _{DIM} =100%	96	100	104	mV
Feedback Minimum Reference Voltage	V _{SEN_MIN}	D _{DIM} =1%	1	3	5	mV
Top Switch Resistance ⁴⁾	R _{DS(ON)T}			85		mΩ
Bottom Switch Resistance ⁴⁾	R _{DS(ON)B}			85		mΩ
Top Switch Leakage Current	I _{LEAK_TOP}	V _{IN} =28V, V _{EN} =0V, V _{SW} =0V			1	μA
Bottom Switch Leakage Current	I _{LEAK_BOT}	V _{IN} =28V, V _{EN} =0V, V _{SW} =28V			1	μA
Top Switch Current Limit ⁴⁾	I _{LIM_TOP}		2.8	3.5	4.2	A
Bottom Switch Current Limit ⁴⁾	I _{LIM_BOT}		1.8	2.2	2.6	A
Switching Frequency	F _{SW}	T _j =-40°C~125°C	480	600	700	kHz
EN/DIM High Input Threshold	V _{ENH}	V _{EN} rising, D _{DIM} ≥5%	1.5			V
EN/DIM Low Input Threshold	V _{ENL}	V _{EN} falling			0.5	V
PWM Dimming Duty Range ⁴⁾	D _{DIM}		1%		100%	
Minimum On-Time	T _{ON-MIN}	measured at 15% to 15%, T _j =-40°C~125°C		90	135	ns
Minimum Off-Time	T _{OFF-MIN}			120		ns
Maximum Duty Cycle	D _{MAX}		90	93		%
Thermal Shutdown ⁴⁾	T _{TSD}			160		°C
Thermal Shutdown Hysteresis ⁴⁾	T _{TSD_HYST}			30		°C


Note:

4) Guaranteed by design.

PIN DESCRIPTION

Pin SOT23-6	Name	Description
1	SEN	LED current sense pin.
2	EN/DIM	Drive the high level voltage of EN/DIM pin above 1.5V to enable the LED driver when dimming frequency is 50kHz and duty cycle≥5%. The recommended lowest value of V_{ENH} under different dimming frequency and duty cycle is shown in Figure 4 and 5. When a 20kHz ~ 80kHz is applied to EN/DIM pin, the internal feedback reference is proportional to the PWM input duty cycle.
3	GND	Ground.
4	VIN	Input voltage pin. VIN supplies power to the IC. Connect a 4.5V to 28V supply to VIN and bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC.
5	SW	SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.
6	BST	Bootstrap pin for top switch. A 0.1μF or larger capacitor should be connected between this pin and the SW pin to supply current to the top switch and top switch driver.

BLOCK DIAGRAM




TYPICAL PERFORMANCE CHARACTERISTICS


$V_{in} = 12V$, $V_{out} = 2\#LED$, $L = 10\mu H$, $C_{out} = 10\mu F$, $T_A = +25^\circ C$, unless otherwise noted

Steady State Test


$V_{in}=12V$, $V_{out}=2\#LED$
 PWM=50kHz, 1%

**Steady State Test**


$V_{in}=12V$, $V_{out}=2\#LED$
 PWM=50kHz, 50%

**Steady State Test**


$V_{in}=12V$, $V_{out}=2\#LED$
 PWM=50kHz, 99%

**Startup through Vin**


$V_{in}=12V$, $V_{out}=2\#LED$
 PWM=50kHz, 99%

**Shutdown through Vin**


$V_{in}=12V$, $V_{out}=2\#LED$
 PWM=50kHz, 99%

**Short LED+ to LED- Protection**


$V_{in}=12V$, $V_{out}=2\#LED$
 PWM=50kHz, 99%- Short

**Short LED+ to LED- Recovery**


$V_{in}=12V$, $V_{out}=2\#LED$
 Recovery

**Open LED Load Protection**

$V_{in}=12V$, $V_{out}=2\#LED$
 PWM=50kHz, 99%- open

**Open LED Load Recovery**

$V_{in}=12V$, $V_{out}=2\#LED$
 Recovery






Figure 1. Efficiency vs. Load Current (L=10μH)




Figure 2. Frequency vs. EN/DIM Duty Cycle

FUNCTIONAL DESCRIPTION

The JW1123 is a synchronous, current-mode buck LED driver capable of supplying up to 2A of load current.

Power Switch

N-Channel MOSFET switches are integrated on the JW1123 to down convert the input voltage to the regulated output voltage. Since the top MOSFET needs a gate voltage great than the input voltage, a boost capacitor connected between BST and SW pins is required to drive the gate of the top switch. The boost capacitor is charged by the internal 5V rail when SW is low.

Current-Mode Control

The JW1123 utilizes current-mode control to regulate the SEN pin voltage. Voltage between SEN pin and GND pin is regulated at 0.1V so that by connecting a resistor between SEN pin and GND pin, maximum current through the LED string can be accurately controlled.

FCCM Operation

JW1123 operates in FCCM mode, so its frequency keeps constant at all load range for low output current ripple.

Shut-Down Mode

The JW1123 operates in shut-down mode when voltage at EN pin is driven below 0.5V for 10ms or longer. In shut-down mode, the entire regulator is off and the supply current consumed by the JW1123 drops below 10 μ A.

PWM Dimming Mode

Once a PWM signal is applied to EN/DIM pin, the internal voltage reference will be proportional to PWM duty cycle as shown as figure 3. LED current is continuous, and the

current magnitude can be adjusted by changing PWM duty cycle. Since the internal voltage reference is filtered from PWM signal, too low PWM frequency may cause a little big ripple at voltage reference. To minimize this ripple, PWM signal frequency is recommended to be higher than 20kHz, such as 50kHz.




Figure 3. PWM Dimming Mode Operation

Output Current Run-Away Protection

At start-up, due to the high voltage at input and low voltage at output, current inertia of the output inductor can be easily built up, resulting in a large start-up output current. A valley current limit is designed in the JW1123 so that only when output current drops below the valley current limit can the bottom power switch be turned off. By such control mechanism, the output current at start-up is well controlled.

Sense Pin Short Protection

When the sense resistor is shorted, the SENSE voltage is low, and the internal COMP voltage is clamped to a max value. When the COMP voltage is clamped for 768 cycles and the maximum duty cycle is not triggered, the devices stop switching. The devices then

automatically start a new start-up after 3840 cycles. The devices repeat this mode until the short condition is removed.

LED+ and LED- Short Protection

When the LED load is shorted, the SENSE voltage is higher than internal reference voltage, and the internal COMP voltage is driven low and clamped, and the high-side MOSFET is commanded on for a minimum on-time each cycle. In this condition, if the output voltage is too low, the inductor current may not be able to balance in a cycle, causing current runaway. Finally, the inductor current is clamped at the low-side MOSFET sourcing-current limit, which is much higher than target LED current.

LED+ and GND Short Protection

When LED+ is shorted to GND, the SENSE voltage is low, and the internal COMP voltage is clamped to a max value. When the COMP voltage is clamped for 768 cycles and the maximum duty cycle is not triggered, the devices stop switching. The devices then

automatically start a new start-up after 3840 cycles. The devices repeat this mode until the short condition is removed.

Open Circuit Protection

Once the LED load is open, the SENSE voltage is low, and the internal COMP voltage is driven high and clamped. This action charges the output capacitor to a voltage as high as VIN and the devices operate in maximum duty cycle status. Only when the open circuit condition is removed, the output voltage becomes normal.

Thermal Protection

When the temperature of the JW1123 rises above 160°C, it is forced into thermal shut-down. Only when core temperature drops below 130°C can the regulator becomes active again.

APPLICATION INFORMATION

External Bootstrap Capacitor

The bootstrap capacitor is required to supply voltage to the top switch driver. A 0.1μF low ESR ceramic capacitor is recommended to be connected to the BST pin and SW pin.

EN/DIM Pin High Input Threshold

When the dimming frequency is high and the dimming duty cycle is small, the period of high level voltage is quite short. As the PWM signal at EN/DIM pin will be filtered in the chip, narrower pulse needs higher level amplitude to guarantee the high level voltage. The recommended lowest value of EN/DIM high input threshold can be calculated as below:

$$V_{ENH} = \frac{1.3}{1 - e^{-\frac{3.57 \times 10^6 D_{DIM}}{f_{DIM}}}}$$

where D_{DIM} is dimming duty cycle and f_{DIM} is dimming frequency.

Figure. 4 and 5 show the value of V_{ENH} under different dimming frequency and duty cycle.




Figure 4. V_{ENH} vs. Dimming Frequency




Figure 5. V_{ENH} vs. Dimming Duty Cycle

SEN Positive Spike Protection Circuit

In some application failure scenarios, such as LED+ short to LED-, the sudden failure might cause abnormally high positive spike on SEN pin which can create false actions or damage.

To protect SEN suffer from high positive spikes, it is recommended to add a diode (e.g. IN4007) between SEN and GND, as shown in Figure 6.




Figure 6. SEN Protection Circuit

Cout in Parallel with LED

The output capacitor can be connected in parallel with the LED in application, as shown in Figure 7.




Figure 7. Cout in Parallel with LED


The current ripple of inductor will generate a voltage ripple on R_{SEN} . To prevent the voltage ripple ΔV_{SEN} affects the dimming linearity, the suitable inductor L and sense resistor R_{SEN} can be calculated as below to make sure $\Delta V_{SEN} < 0.2V$.

$$\Delta V_{SEN} = \frac{V_o}{L \cdot f_s} \left(1 - \frac{V_o}{V_{in}} \right) \cdot R_{SEN}$$


PCB Layout Note

For minimum noise problem and best operating performance, the PCB is preferred to following the guidelines as reference.

1. Place the input decoupling capacitor as close to JW1123 (VIN pin and GND pin) as possible to eliminate noise at the input pin. The loop area formed by input capacitor and GND must be minimized.
2. Put the sensing resistors as close to SEN pin and GND pin as possible.
3. The ground plane on the PCB should be as large as possible for better heat dissipation.




Top Layer



Bottom Layer


Figure 8. PCB Layout Recommendation

TAPE AND REEL INFORMATION



Carrier Tape


UNIT: mm



- Note :
- 1) The carrier type is black, and colorless transparent.
 - 2) Carrier camber is within 1mm in 100mm.
 - 3) 10 pocket hole pitch cumulative tolerance:±0.20.
 - 4) All dimensions are in mm.

Package	Tape dimensions (mm)											
	P0	P2	P1	A0	B0	W	T	K0	Φ1	Φ2	E	F
SOT23-6	4.0±0.1	2.0±0.1	4.0±0.1	3.23±0.2	3.13±0.3	8.0±0.3	0.25±0.2	1.37±0.2	1.55±0.15	1.00min	1.75±0.1	3.50±0.1

PACKAGE OUTLINE



IMPORTANT NOTICE

- Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Copyright © 2019 JW1123 Incorporated.

All rights are reserved by Joulwatt Technology Inc.